

## **AMENDMENTS TO THE CLAIMS:**

### **Complete Listing of Claims**

Claims 1 and 2 (cancelled)

1        3. (currently amended)     An output circuit, comprising:  
2                an upper damping control circuit branch, comprising a first resistor and  
3        a first diode connected in parallel between a first node and a second node,  
4        the second node being coupled to an output node;  
5                a lower damping control circuit branch, comprising a second resistor  
6        and a second diode connected in parallel between a third node and the  
7        second node;  
8                an upper output transistor coupled by its source and drain between a  
9        power supply and the first ~~second~~ node, and having a gate;  
10               a lower output transistor coupled by its source and drain between  
11        ground and the third node, and having a gate;  
12               an upper predriver circuit adapted to receive an input signal and  
13        provide a voltage at the gate of the upper output transistor; and  
14               a lower predriver circuit adapted to receive the input signal and provide  
15        another a voltage at the gate of the lower output transistor.

1        4. (original)     An output circuit according to Claim 3, further comprising a  
2        tristate circuit adapted to cause the output node to be in a tristate condition in  
3        response to a tristate enable input signal.